帳號:
密碼:
首頁 | 元件(模組) | 開發板 | 開發工具(箱) | 代理商 | 原廠 | 訂單狀態 | 客戶服務 |
新品搜尋 ﹕ 方法﹕
 
Serial ATA Controller
原廠/品牌: 智原科技 上架日期: 06/08
供應商: 寅通科技 產品類別: Analog IP - High Speed Interface

     Faraday provides a total solution for Serial ATA (SATA) applications. The solution includes a FTSATA320 controller core and a FXSATA301 transceiver. It supports dual operating speeds (1.5G and 3.0G) with speed negotiation function. Both cores are fully compliant with SATA-II standard.

     FTSATA320 controller core can be configured in host or device mode with external control pin. On the host side, it can be used as SATA adaptors and RAID controllers. On the device side, it can be used as hard drives and CDRW/DVD drives. The link layer, transport layer, and application layer come as fully synthesizable RTL code.

     FXSATA303 transceiver is available in UMC 0.18µm GII process and the 0.13µm HS process version.

Product Detail

The complete Serial ATA controller has a fully optimized layer structure. It supports both host and device mode and is designed for a variety of applications. Figure 2 shows how customers can replace the application module with others, such as an Ethernet module or a PCI bridge.

The FTSATA320 and FXSATA303 solution has been tested extensively on the mature compliant test platform which is also available for customer to guarantee their own design compliance.

The IDE application layer translates IDE commands to Serial ATA and vice versa. Both ATA and ATAPI devices are supported. The transmission PIO mode is supported from 0 to 4. The IDE application layer adopts the State machine based design without embedded CPU core making it very competitive in the final die size. Furthermore, the IDE application layer has been proven to be 100% compatible with Windows and Linux operating systems without any driver support.

The transport layer has a built-in configurable FIFO. The Rx FIFO can be configured to select from 8/16/32 double words. Its function is to assemble and decompose SATA data packet to and from the link layer. The ATA/ATAPI related shadow registers are responsible to continuously maintain the data compatibility. The link layer is designed to support 10/20/40-bit data interfaces.

FXSATA303, the Serial ATA PHY Layer

Faraday's SATA PHY supports dual operating speeds (1.5G and 3.0G) with speed negotiation function. The low jitter PLL design guarantees very low bus error rate. The integrated BIST and the loop back function eliminate the need for high speed test equipment. It provides a low speed interface to the link layer by a 20/40-bit data bus. FXSATA303 0.18µm process version PHY is available now.

The 0.13µm HS process version PHY is designed to fit into the IO-pad ring, saving valuable core space while reducing costs. The size of an one port PHY is only 0.45 mm2. With the ultra low power design, and the smallest die size, Faraday's SATA solution can help users deliver the most competitive products.

Highlights

  • 3Gb/s SATA transceiver in 0.18m/0.13m UMC process
  • Compliant with SATA-II specification
  • Link and transport layer together are 30K gates
  • Supports 10/20/40-bit PHY interface
  • Supports K28.5 comma detection
  • OOB signal detection and transmission
  • Signal clock to link layer: 75MHz at 3.0G and 37.5MHz at 1.5G
  • Slumber, partial power mode support
  • Fully partitioned layered structure
  • Configurable FIFO width in transport layer
  • Application layer complies with ATA/ ATAPI standards

新品討論
  產品捷報
意法半導體推出新數位電源控制器 為600W-6kW應用帶來新的選擇
Maxim全新光感測方案整合雙路光電檢測器 實現小尺寸創新設計
英飛凌推出硫化氫防護功能產品 助力延長IGBT模組壽命
Imagination最新XS GPU IP系列實現ADAS加速和安全繪圖負載
盛美半導體推出先進儲存器應用的18腔單晶圓清洗設備
  最新活動
5G and AI Raise Security Risks for IoT Devices
利用START工具實現用戶自定義之記憶體測試方式
雷射在半導體微加工技術人才培訓班
智慧物流&AI人工智慧關鍵技術交流會
由MEDICA 2019觀測全球醫療器材發展趨勢研討會
刊登廣告 新聞信箱 讀者信箱 著作權聲明 隱私權聲明 本站介紹

Copyright ©1999-2020 遠播資訊股份有限公司版權所有 Powered by O3
地址:台北市中山北路三段29號11樓 / 電話 (02)2585-5526 / E-Mail: webmaster@ctimes.com.tw